# Implementation of a Novel Pwm Dc-Dc Converter 

A.E.Anyalebechi<br>(Nnamdi Azikiwe University Awka, Anambra State,Nigeria.


#### Abstract

This paper presents the implementation of a soft-switching boost dc-dc converter. Passive softswitching is employed due to its advantages over the active soft-switching and its ability to reduce switching losses. A Laplace transform-based analysis of the converter circuit was carried out to obtain design information which was already published. A complete circuit of the soft switching PWM dc-dc converter prototype is also presented here. Experimental results obtained from the prototype agree closely with the predicted results and this demonstrates the feasibility of the system.


Keywords: dc-dc converter, soft switching, pulse width modulation, boost converter, Laplace transform.
Date of Submission: 14-05-2018

## I. Introduction

This paper is a follow-up to an already published paper: "A NOVEL SOFT SWITCHING PWM DCDC CONVERTER". In the published paper a Laplace transform-based analysis of the dc-dc converter was carried out to obtain design information. Here the design information is taken some steps further to derive the values of different parameters in a typical soft switching pulse width modulated DC-DC converter.

Semiconductor device switching at high frequency is a major contributor to power loss in converters. Switching devices absorb power when they turn on or off if they go through a transition when both voltage and current are non-zero. As the switching frequency increases, these transitions occur more often and the power loss in the device increases. High switching frequencies are otherwise desirable because of the reduced size of filter components and transformers which reduce the size and weight of the converter circuits.

In resonant switching circuits, switching takes place when the switching device voltage and/or current are/is zero, thus avoiding simultaneous transitions of voltage and current and thereby eliminating switching losses. This type of switching is called "soft" switching. Resonant converters include resonant switch-mode converters, load resonant converters, and resonant dc link converters [1].

A successful soft-switching scheme should be able to reduce the switching losses, diode reverse recovery losses, and switching voltage and current stresses on converter components. Any of the two main soft switching approaches which include the zero-current switching and the zero-voltage switching may be employed depending on the semiconductor device
technology that will be used. For example, MOSFETs present better performance under zero-voltage
switching (ZVS). This is because under zero-current switching the capacitive turn-on losses increase the switching losses and the electromagnetic interference (EMI). On the other hand, insulated gate bipolar transistor (IGBTs) and bipolar junction transistors (BJTs) present better results under zero- current switching (ZCS) which can avoid the turn-off losses caused by the tail current [2].
Furthermore, the last twenty years have witnessed an intensive research with the sole aim of achieving lossless switching of semiconductor devices. Lossless
switching increases circuit efficiency and makes high frequency operation possible thereby reducing the size and weight of circuit components. Several dc-dc converter configurations aimed at achieving a percentage degree of this goal have been proposed [3,4,5,6,7,8,9]. Each of these proposed circuit topologies has at least one of the following limitations:
(a) Too many circuit components, thus degrading circuit reliability,
(b) High current/voltage stresses on the circuit components,
(c) Complex control circuitry which may include switching current/voltage level detection circuits,
(d) Parasitic capacitor turn-on loss of some of the circuit switches,
(e) Limitation of the output voltage control range to allow for switching transients.

In this paper, a detailed study of the single stage dc-dc employing a versatile and efficient softswitching circuit cell is presented. In the presented converter, the turn-off and the turn-on of the main active switch and the corresponding freewheeling diode take place under zero-current and/or zero-voltage switching. Also, the turn-on and the turn-off of the circuit cell semiconductor devices take place under zero-current and/or zero-voltage switching. A lossless switching is achieved under the above scheme while the voltage and current
stresses are drastically reduced to the barest minimum through clamping techniques. Figure 1 shows a schematic block diagram of a conventional dc-dc converter.

## II. Active/Passive Soft Switching

Higher switching frequencies allow reduction of the magnetic component sizes with pulse width modulated (PWM) switching converters. Unfortunately, increased switching frequencies cause higher switching losses and greater electro-magnetic interference (EMI). The switching loss mechanisms include the current and voltage overlap loss during the switching interval and the capacitance loss during turn-on. The diode reverse recovery also causes an additional conduction loss and further contributes to the current and voltage overlap loss. Soft switched pulse width modulated converters can either be passively soft switched or actively soft switched. Active or passive soft-switching methods have been used to reduce these switching losses.

Recently, passive soft switching has received renewed inspection as a better alternative to active methods. Passive methods do not require an extra switch or additional control circuitry. They are less expensive, have higher reliability and have been reported to achieve higher performance/price ratios than active methods [10, 11]. For PWM converters, passive soft switching reduces switching losses by lowering the active switch's $\mathrm{di} / \mathrm{dt}$ and $\mathrm{dv} / \mathrm{dt}$ to achieve zero-current turn-on and zero-voltage turn off. Furthermore, by controlling the di/dt of the active switch, the reverse recovery currents of the diodes are also controlled. The only loss mechanism not recovered with the passive techniques is the energy in the internal capacitance of the switch. However, this loss is much smaller than the other switching losses and may be smaller than the loss incurred by using an auxiliary switch in an active method [10, 11]. Historically, passive soft switching techniques were used to reduce spikes in the switching circuits and were lossy by dissipating the recovered switching energy in resistors [12]. But more recently, many lossless and partially lossless techniques have been proposed [10, 13].

The two necessary components that must be added to the circuit to achieve passive zero-current turn on and zero-voltage turn off are a small inductor and a capacitor. The inductor provides zero-current turn on of the active switch and limits the recovery current of the diodes while the capacitor provides zero-voltage turn off of the active switch. However, the topological rules that describe where these components must be placed in the circuit have not been proposed in the literature. Typically the inductor and capacitor have been placed in series and parallel respectively with the active switch. But many other locations are possible and can lower the component count and reduce switch stress. Also additional circuitry accompanying the capacitor and inductor is used to recover their energy to either the load or the input. There are many different proposed circuits to accomplish this. Furthermore, circuitry cells can be constructed that simplify the creation of new soft switching circuits.

$\mathrm{S}_{\mathrm{a}}=$ auxiliary switch; $\mathrm{I}_{\mathrm{s}}=$ supply current; $\mathrm{C}_{\mathrm{i}}=$ input capacitor; $\mathrm{C}_{\mathrm{o}}=$ output capacitor; $\mathrm{S}_{\mathrm{m}}=$ main switch; = output resistor(load); $\mathrm{L}_{\mathrm{m}}$ and $\mathrm{D}_{\mathrm{m}}$ are the main inductor and diode respectively.
Figure1: The Hard switched boost converter

## III. Continuous Current Mode

A series connection of the stray inductance and d.c. source voltage is equivalent to a constant current source. Hence, the continuous current mode analysis is as shown below. The circuit has a switching period of T. from figure (1), immediately the main active switch is closed the inductor current rises from an initial value of $\mathrm{I}_{\mathrm{L} 1}$ to a final value of $\mathrm{I}_{\mathrm{L} 2}$ the average of which gives the average input current. When the switch turns off at the end of the on period, the energy stored in the inductor is transferred to the load.

The switching waveforms, shown in figure (2), indicate that the output capacitor conducts a positive current only during off period.


Figure 2: Continuous current switching waveforms
Using average voltage across inductor,
$\frac{1}{T}\left[V_{s} D T+\left(V_{s}-V_{o}\right)(1-D) T\right]=0$
$V_{s} D+V_{s}(1-D)-V_{o}(1-D)=0$
$\mathrm{V}_{\mathrm{s}}-\mathrm{V}_{\mathrm{o}}(1-\mathrm{D})=0$
$\frac{V_{0}}{V_{s}}=\frac{1}{1-D}$ $\qquad$ . .1
From equation (1), the variation of the duty cycle $D$ gives different values of output voltage with a value tending to infinity as $D$ tends to 1 . Also, the average inductor current $\left(I_{s}\right)$ can be the mean of the maximum and minimum value as follows:
$I_{s}=\frac{\frac{1}{2}\left(\mathrm{I}_{\mathrm{L} 1}+I_{L 2}\right) \mathrm{DT}+\frac{1}{2}\left(\mathrm{I}_{\mathrm{L} 1}+\mathrm{I}_{\mathrm{L} 2}\right)(1-\mathrm{D}) \mathrm{T}}{\mathrm{T}}$

$$
=\frac{1}{2}\left(I_{L 1}+I_{L 2}\right)
$$

$I_{0}=\frac{\frac{1}{2}\left(I_{L 1}+I_{L 2}\right)(1-D) T}{T}$
$I_{0}=\frac{1}{2}\left(\mathrm{I}_{\mathrm{L} 1}+\mathrm{I}_{\mathrm{L} 2}\right)(1-\mathrm{D})=\mathrm{I}_{\mathrm{S}}(1-D)$
$\frac{\mathrm{I}_{0}}{\mathrm{I}_{s}}=1-\mathrm{D}$ $\qquad$
We can also determine the average of $i_{c i}$ and $i_{c o}$ from the switching waveforms
$\mathrm{I}_{\mathrm{ci}}=$ average of $\mathrm{i}_{\mathrm{ci}}=$ area of $(\mathrm{A}+\mathrm{B}+\mathrm{C})$

$$
\begin{aligned}
=\frac{1}{\mathrm{~T}}\left[1 / 2\left(I_{s}-I_{L 1}\right) \frac{D T}{2}+\right. & 1 / 2\left(I_{s}-I_{L 2}\right)\left\{\frac{(1+D) T}{2}-\frac{D T}{2}\right\} \\
& +1 / 2\left(I_{s}-I_{L 1}\right)\left\{\frac{(1-D) T}{2}\right\}
\end{aligned}
$$

$\mathrm{I}_{\mathrm{ci}}$ should be zero over one complete cycle.
That is,

$$
\begin{gathered}
I_{c i}=0=\frac{\frac{1}{2}\left(\mathrm{I}_{s}-\mathrm{I}_{\mathrm{L} 1}\right)\left(\frac{\mathrm{DT}}{2}+\frac{(1-\mathrm{D}) \mathrm{T}}{2}\right)+\frac{1}{2}\left(\mathrm{I}_{s}-\mathrm{I}_{\mathrm{L} 2}\right)\left(\frac{\mathrm{T}}{2}\right)}{\mathrm{T}} \\
=\frac{\frac{1}{2}\left(\mathrm{I}_{s}-\mathrm{I}_{\mathrm{L}_{1}}\right) \frac{T}{2}+\frac{1}{2}\left(\mathrm{I}_{s}-\mathrm{I}_{\mathrm{L} 2}\right) \frac{\mathrm{T}}{2}}{\mathrm{~T}}
\end{gathered}
$$

Simplifying further we have,
$\mathrm{I}_{5}-\mathrm{I}_{\mathrm{L} 11}+\mathrm{I}_{\mathrm{S}}-\mathrm{I}_{\mathrm{L} 2}=0$
$I_{s}=\frac{1}{2}\left[I_{L 1}+I_{L 2}\right]$
Similarly, for the average of $i_{c o}$, which should be zero also, we have;
$I_{c 0}=\frac{1}{\mathrm{~T}}\left[-\mathrm{I}_{0} \mathrm{DT}+\int_{0}^{(1-\mathrm{D}) \mathrm{T}}\left(I_{L 2}-I_{0}-\frac{\left(I_{L 2}-I_{L 1}\right)}{(1-D) T} t d t\right)\right]=0$
$=-I_{0} \mathrm{D}+\left[\left(\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{0}\right) \mathrm{t}-\frac{\left(\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{\mathrm{L} 1}\right)}{2(1-\mathrm{D}) \mathrm{T}} \mathrm{t}^{2}\right]_{0}^{(11-\mathrm{D}) \mathrm{I}}$
$=-\mathrm{I}_{0} D+\left(\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{0}\right)(1-D)-\frac{\left(\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{\mathrm{L} 1}\right)}{2}(1-D)$
$0=-\mathrm{I}_{0} \mathrm{D}+\frac{\left(\mathrm{I}_{\mathrm{L} 2}+\mathrm{I}_{\mathrm{L} 1}\right)}{2}(1-\mathrm{D})-\mathrm{I}_{0}+I_{0} D$
Therefore,
$\mathrm{I}_{0}=\frac{\left(\mathrm{I}_{\mathrm{L} 2}+\mathrm{I}_{\mathrm{L} 1}\right)}{2}(1-\mathrm{D})$
$\frac{\mathrm{I}_{\mathrm{g}}}{\mathrm{I}_{\mathrm{s}}}=(1-\mathrm{D})$ $\qquad$
Equation (4) is another way of deriving equation (3).
Note $I_{S}=1 / 2\left(I_{L 2}+I_{L 1}\right)$.
The minimum and maximum inductor currents are given by the following two equations (where $\Delta \mathrm{I}_{\mathrm{L}}$ represents the peak to peak variation of the inductor current).
$I_{L 1}=I_{S}-\frac{\Delta I_{L}}{2} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots .5 I_{L 2}=I_{S}+\frac{\Delta I_{L}}{2} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$
where $\Delta I_{L}=\frac{V_{S} D T}{L}=\frac{\left(V_{S}-V_{0}\right)(1-D) T}{L}$
But $\mathrm{V}_{\mathrm{S}}=(1-\mathrm{D}) \mathrm{V}_{0}$
$\therefore \Delta \mathrm{I}_{\mathrm{L}}=\frac{\left[(1-\mathrm{D}) \mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{O}}\right](1-\mathrm{D}) \mathrm{T}}{\mathrm{L}}$
$=-\mathrm{D} \frac{(1-\mathrm{D}) \mathrm{V}_{0} \mathrm{~T}}{\mathrm{~L}}$
$=-\mathrm{D} \frac{(1-\mathrm{D}) \mathrm{V}_{0}}{\mathrm{fL}}$
In magnitude,
$\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}=D \frac{(1-\mathrm{D}) \mathrm{V}_{0}}{\mathrm{fL}}$ $\qquad$
Again maximum $\Delta \mathrm{I}_{\mathrm{L}}$ occurs at $\mathrm{D}=1 / 2$
Hence in magnitude,
$\Delta \mathrm{L}_{\mathrm{L}_{\max }}=\frac{\mathrm{V}_{\mathrm{o}}}{4 \mathrm{fL}}$
Hence,
$\frac{\Delta \mathrm{I}_{\mathrm{Lmax}}}{2}=\frac{\mathrm{V}_{0}}{8 \mathrm{fL}}-----8$
From the above equation (8) the maximum and minimum inductor currents then become
$I_{L 1}=I_{s}-\frac{V_{s} D}{2 f L}=I_{s}-\frac{D(1-D) V_{0}}{2 f L}---9$
$\mathrm{I}_{\mathrm{L} 2}=\mathrm{I}_{s}+\frac{\mathrm{V}_{\mathrm{s}} \mathrm{D}}{2 \mathrm{fL}}=\mathrm{I}_{3}+\frac{\mathrm{D}(1-\mathrm{D}) \mathrm{V}_{\mathrm{O}}}{2 \mathrm{fL}}--10$
For continuous current mode,
$I_{L 1}=I_{s}-\frac{V_{s} D}{2 f L}=I_{s}-\frac{D(1-D) V_{0}}{2 f L} \geq 0--11$
otherwise current is discontinuous for $\mathrm{I}_{\mathrm{L} 1}<0$.
The critical inductance for continuous load
current for given $D, V_{s}$ and $I_{s}$ is,
$\mathrm{Lc}=\frac{\mathrm{V}_{\mathrm{S}} \mathrm{D}}{2 \mathrm{fIs}}=\frac{\mathrm{D}(1-\mathrm{D}) \mathrm{V}_{0}}{2 \mathrm{fls}}$
By power balance the input power is equal to the output power, hence
$\mathrm{V}_{\mathrm{S}} I_{\mathrm{s}}=\frac{\mathrm{V}_{0}^{2}}{\mathrm{R}}=\mathrm{I}_{0} \mathrm{~V}_{0}$
That is, $I_{s}=\frac{V_{0}^{2}}{R V_{S}}=\frac{L_{0} V_{0}}{V_{S}}$
Also, Is $=\frac{\mathrm{I}_{0}}{\mathrm{I}-\mathrm{D}}$ as was derived before.
The minimum inductance that will guarantee continuous current (the critical inductance), Lc can therefore be expressed in several forms as:

$$
\begin{aligned}
L_{C}=\frac{\mathrm{V}_{\mathrm{S}} \mathrm{D}(1-\mathrm{D})}{2 \mathrm{fI}_{0}} & =\frac{\mathrm{D}(1-\mathrm{D})^{2} \mathrm{~V}_{0}}{2 \mathrm{fI}_{0}} \\
& =\frac{\mathrm{D}(1-\mathrm{D})^{2} \mathrm{R}_{0}}{2 \mathrm{f}} \ldots---12
\end{aligned}
$$

In terms of the output quantities note that equations (9), (10), (11) can be stated as,
$I_{L 1}=\frac{L_{0}}{1-D}-\frac{D(1-D)_{0}}{2 f L} \ldots \ldots 13$
$\mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{L}_{0}}{1-\mathrm{D}}+\frac{\mathrm{D}(1-\mathrm{D}) \mathrm{V}_{\alpha}}{2 \mathrm{LL}} \ldots \ldots \ldots 14$
For continuous current mode,
$I_{L 1}=\frac{I_{0}}{1-D}-\frac{D(1-D) W_{D}}{2 \mathrm{fL}} \geq 0$
$\frac{\mathrm{I}_{\mathrm{o}}}{1-\mathrm{D}} \geq \frac{\mathrm{D}(1-\mathrm{D}) \mathrm{W}_{0}}{2 \mathrm{fL}}$
$1 \geq \frac{D(1-D)^{2} V_{O}}{2 f L_{\theta}}$.
that is, $1 \geq \frac{D(1-D)^{2} R_{O}}{2 f L}$ $\qquad$ .15

Otherwise the current is discontinuous

## IV. The Input And Output Capacitors' Voltage Ripples

The peak to peak ripple on $\mathrm{C}_{\mathrm{o}}$ can be calculated from the fact that $\mathrm{C}_{\mathrm{o}}$ discharges at constant current in the interval DT.
$\Delta V_{C_{0}}=\frac{\mathrm{I}_{0}}{\mathrm{C}_{0}} \mathrm{DT}=\frac{\mathrm{V}_{0}}{\mathrm{C}_{0} \mathrm{R}} \mathrm{DT}$
This peak to peak ripple in per unit of the output voltage is,
$\frac{\Delta V_{C 0}}{V_{0}}=\frac{D}{\mathrm{fRC}_{\infty}} \ldots \ldots \ldots 16$
Also the voltage on the input capacitor can be calculated from the input capacitor current waveform of fig (2) as follows:
$\Delta V_{C_{1}}=\frac{\operatorname{area}(A+C) \text { of } i_{C_{1}}}{C_{i}}=\frac{\text { area } B \text { of } i_{\mathrm{C}_{1}}}{\mathrm{c}_{\mathrm{i}}}$
$=\frac{1 / 2\left(\mathrm{I}_{\mathrm{S}}-\mathrm{I}_{\mathrm{L}_{2}}\right) \mathrm{DT} / 2+\frac{\left(\mathrm{I}_{\mathrm{S}}-\mathrm{I}_{\mathrm{L}_{2}}\right)(1-\mathrm{D}) \mathrm{T} / 2}{2}}{\mathrm{C}_{\mathrm{i}}}$
$=\frac{1_{2}\left(I_{s}-I_{\text {Li }}\right)^{T / /_{2}}}{\mathrm{Ci}}$
But $\mathrm{I}_{3}-\mathrm{I}_{\mathrm{LI} 1}=\frac{V_{\mathrm{G}} \mathrm{D}}{2 \mathrm{fL}}$
$\therefore \Delta V_{C_{1}}=\frac{V_{S} D T}{2 \mathrm{fLC}_{\mathrm{i}}} \times \frac{1}{4}=\frac{\mathrm{V}_{\mathrm{S}} \mathrm{D}}{8 \mathrm{f}^{2} \mathrm{LC}_{\mathrm{i}}}$
The peak ripple voltage on the input capacitor is therefore
$\frac{\Delta v_{\mathrm{C}_{1}}}{2}=\frac{\mathrm{V}_{\mathrm{B}} \mathrm{D}}{16 \mathrm{f}^{2} \mathrm{LC}_{\mathrm{i}}}-\cdots--17$
In per unit of the supply voltage the peak ripple voltage can be expressed as
$\frac{\Delta V_{C_{1}}}{V_{S}}=\frac{D}{8 f^{2}{ }^{2} C_{i}}----18$
Our target is to design a circuit which can give an output voltage of 230 volts from a supply voltage of 48 volts over a load of about 105.8 ohms. Hence the average continuous load current can be calculated as,
$\mathrm{I}_{0}=\frac{V_{0}}{\mathrm{Ro}_{0}}=\frac{2 \mathrm{2a0}}{105 . \mathrm{g}}=2.174 \mathrm{~A}$
Also, recall that from our initial analysis [equation (1)] the transfer function for a continuous current circuit is,
$V_{0}=\frac{V_{s}}{1-D}$
Therefore for a supply voltage of 48 volts and output voltage of 230 volts we have,
$V_{0}=\frac{V_{s}}{1-D}$
$230=\frac{48}{1-D}$
$230-230 \mathrm{D}=48$
$\therefore \mathrm{D}=\frac{230-48}{230}=0.79$
From the above calculations, our desired circuit will operate at a duty cycle of about 0.79
Considering equation (12) the critical inductance which is the minimum inductance that will guarantee a continuous current operation is given by
$\mathrm{L}_{\mathrm{C}}=\frac{\mathrm{D}(1-\mathrm{D})^{2} \mathrm{R}_{0}}{2 \mathrm{f}}=\frac{0.79(1-0.79)^{2} \times 105.8}{2 \times 20000}=92.15 \mu \mathrm{H}$

Also, assuming an output voltage ripple of less than one percent the output capacitor can be calculated from equation (16) as,
$\frac{\Delta V_{\mathrm{C}_{\mathrm{o}}}}{\mathrm{V}_{0}}=\frac{\mathrm{D}}{\mathrm{fRC}_{\mathrm{o}}}<1 \%$
$\therefore \mathrm{C}_{0}>\frac{\mathrm{D}}{\mathrm{Rf}\left(\frac{\Delta \mathrm{V}_{C D}}{\mathrm{~V}_{0}}\right)}=\frac{0.79}{105.8 \times 20000 \times 0.01}$
$\therefore \mathrm{C}_{0}>37.3 \mu \mathrm{~F}$
$\mathrm{C}_{0} \approx 40 \mu \mathrm{~F}$
Likewise from equation (18) for a ripple voltage of less than $1 \%$ under continuous current mode we can calculate the input capacitor as,
$\mathrm{C}_{\mathrm{i}}>\frac{\mathrm{D}}{8 \mathrm{f}^{2} \mathrm{~L}\left(\frac{\Delta \mathrm{~V}_{\mathrm{C}_{\mathrm{a}}}}{\mathrm{V}_{\mathrm{s}}}\right)}$
$\mathrm{C}_{\mathrm{i}}>\frac{0.79}{8 \times(20000)^{2} \times 0.000095 \times 0.01}$
$\mathrm{C}_{\mathrm{i}}>260 \mu \mathrm{~F}$
When the d.c source is connected in series with an inductance, it has an equivalence of a constant current source. The a.c equivalence can be drawn as follows,


Figure 3: ac equivalent circuit
$\frac{\Delta I_{\mathrm{L}}}{2}=\frac{\mathrm{V}_{0}}{8 \mathrm{fL}}=\mathrm{I}$
The peak current flowing through the stray inductance is expected to be less than $1 \%$
Hence,
$\frac{-j \mathrm{X}_{\mathrm{c}}}{\mathrm{j}_{\mathrm{L}}-\mathrm{X}_{\mathrm{C}}} x I<0.01$
Considering the magnitude,
$\frac{\mathrm{X}_{\mathrm{c}}}{\mathrm{X}_{\mathrm{L}}-\mathrm{X}_{\mathrm{c}}} \leq 0.01$
$\therefore 100 \mathrm{X}_{\mathrm{C}}=\mathrm{X}_{\mathrm{L}}-\mathrm{X}_{\mathrm{c}}$
$101 \mathrm{X}_{\mathrm{c}}=\mathrm{X}_{\mathrm{L}}$
But $X_{c}=\frac{1}{2{n f C_{i}}^{i}}$
Assuming $\mathrm{C}_{\mathrm{i}}=100 \mu \mathrm{~F}$
$\mathrm{X}_{\mathrm{L}}=2 \pi \mathrm{fL}_{\mathrm{s}}$
$\therefore \frac{101}{2 \pi \times 20000 \times 100 \times 10^{-6}}=2 \pi \times 20000 \mathrm{~L}_{s}$
$8.037=125663.7 \mathrm{~L}_{s}$
$\therefore \mathrm{~L}_{S}=\frac{8.037}{125663.7}=64 \mu \mathrm{H}$

The stray inductance can be arbitrarily chosen to be $100 \mu \mathrm{H}$.
The design of the soft-switching converter proceeds as follows: immediately auxiliary switch $\mathrm{S}_{\mathrm{a}}$ in figure (1) is closed the current flow is the same as that shown in figure below, giving an output current of;
$I_{0}=\frac{P_{0}}{V_{0}}=\frac{500}{230}=2.174 \mathrm{~A}$


Figure 4: circuit operation after closing $\mathrm{S}_{\mathrm{a}}$
Let $\mathrm{L}_{\mathrm{m}}=200 \mu \mathrm{H}$ for continuous load current. The supply current can be calculated from equation (4) as, $\mathrm{I}_{s}=\frac{2.174}{1-0.79}=10.35 \mathrm{~A}$
This is average value of $i_{\text {Lm }}$. The peak to peak current variation is:

$$
\begin{aligned}
\Delta \mathrm{L}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{S}} \mathrm{D}}{2 \mathrm{fL}} & =\frac{48 \times 0.79}{2 \times 20000 \times 200 \times 10^{-6}} \\
& =\frac{48 \times 0,79}{8} \\
& =4.74 \mathrm{~A}
\end{aligned}
$$

$$
\begin{aligned}
\therefore \mathrm{I}_{\mathrm{L}_{2}} & =10.35-4.74=5.61 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{L}_{2}}=10.35+4.74=15.09 \mathrm{~A}
\end{aligned}
$$



Figure 5: Soft switching dc-dc converter circuit model

## V. Conclusion

The compl The soft switching dc-dc pulse width modulation converter designed and implemented is as shown in figure 5 above. The parameter values are as gotten using Laplace-transformed design expressions. The circuit was implemented and was used to light a 230 volts rated bulb.

## References

[1]. B. T. Lin, K.W. Siu and Y. S. Lee, "Actively clamped zero current switched Quasi Resonant Converters Using IGBT", IEEE Trans. On Industrial Electronics, Vol. 46 No. 1 pp.75-81, Feb. 1999.
[2]. Daniel W. Hart, "Introduction to Power Electronics", Prentice Hall, New Jersey (07458), 1999.
[3]. R. Rangan et al, "Application of Insulated gate bipolar transistor to zero-current switching converters", IEEE Trans. Power electronics, vol. 4, pp. 2-7, Jan. 1989.
[4]. C. A. Canesin, C.M.C. Duarte, and I.Barbi, "A new family of pulse-width-modulated zero-current -switching dc/dc converters", in IEEJ IPEC Rec., 1995, pp. 1379-1384.
[5]. G. Hua and F.C Lee, "Soft-switching techniques in PWM converters", in Int. Conf. Ind. Electron., Control and Instrumentation, 1993, pp. 637-643.
[6]. A. Elasser and D. A Torrey, "Soft-switching active snubbers for dc/dc converters", IEEE Trans. Power Electron., vol. 11, pp. 710722, Sept. 1996.
[7]. I. Husain and M. Ehsani, "Analysis of high Power soft-switching dc-dc converters using basic three-terminal structures", in Int. Conf. Ind. Electron., Control and Instrumentation, 1995, pp. 252-257.
[8]. R. L. Steigerwald, "A review of soft-switching techniques in high performance dc power supplies", in IECON, 1995, PP. 1-7.
[9]. R. L Steigerwald, R. W. De Donker, and M. H Kheraluwala, "A comparison of high-power dc-dc soft-switched converter topologies", IEEE Trans. Ind Applicat., vol. 32 pp. 1139-1145, Sept./Oct. 1996.
[10]. Helio Leaes Hey, Carlos Marcelo de Oliveira Steing, "A true ZCZVT Commutation cell for PWM Converters", IEEE Trans. Power Electron Vol. 15, No. 1, January 2000.
[11]. Julian Y. Zhu, Daohong Ding, "Zero-voltage- and zero-current-switched PWM DC-DC Converters using Active sunbber", IEEE Trans. On Industr. Applic. Vol. 35. No. 6 Nov/Dec. 1999.
[12]. T. A Meynard and H. Foch, "Multilevel conversion: High-voltage choppers and voltage-source inverters", in proc PESC' 92 Conf. Rec., 1992, pp. 397-403
[13]. Eduardo Deschamps \& Ivo Barbi, "A Flying-capacitor ZVS PWM 1.5KW DC-DC Converter with half of the input voltage across the switches", IEEE Trans. on Pow. Electron. Vol. 15, No. 5, Sept. 2000.

[^0]
[^0]:    A.E.Anyalebechi "Implementation of a Novel Pwm Dc-Dc Converter "IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) 13.3 (2018): 01-08.

